Integrated mixed-signal asic with dac and dsp

ABSTRACT

An integrated analog to digital converting and digital to analog converting (ADDA) RF transceiver for satellite applications, configured to replace conventional analog RF down and up conversion circuitry. The ADDA RF transceiver includes one of more ADCs, DSPs, and DACs, all on a single ASIC. Further, the circuity is to be radiation tolerant for high availability and reliability in the ionizing radiation environment present in the space environment.

CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 15/263,134, filed on Sep. 12, 2016, which claims priority from U.S. patent application Ser. No. 14/828,126, filed on Aug. 17, 2015 (now issued as U.S. Pat. No. 9,461,732, issued on Oct. 4, 2016), which claims priority from U.S. Provisional Patent Application No. 62/037,816, filed Aug. 15, 2014, the contents of each of which are hereby incorporated by reference in their entirety.

BACKGROUND

Current designs for down-converters and up-converters in satellite applications typically utilize amplifiers that use high power and have a high mass/weight, along with mixers, oscillators, and heavy filter banks. Such devices consume an undesirable amount of Size, Weight, Power, and Cost (SWaPC) and, because of the high part count, such devices have poorer than desired reliability and are difficult and time consuming to manufacture and test.

The harsh environment faced by a satellite can increase the challenge of designing electronic circuitry. One of the primary environmental risks in a satellite application is associated with the ionizing radiation environment present in space. It should be noted that radiation effects associated with ionizing radiation are also present in terrestrial applications, though the rate of occurrence in terrestrial applications is significantly lower than in space applications. The radiation environment in space includes heavy ions, protons, and neutrons which can temporarily impact the normal operation of semiconductor devices via single event effects (SEE). Additionally total ionizing dose (TID), and/or displacement damage dose (DDD) effects are caused by long-term exposure to radiation accumulated during the mission duration and impact semiconductor performance through parametric degradation including current leakage and timing shifts. Reference may be made to “Single Event Effects in Aerospace” by Edward Petersen, October. 2011. ISBN-10: 0470767499; ISBN-13: 978-0470767498, the entire contents of which may be incorporated herein in their entirety.

The effects of SEE are generally instantaneous and can impact the operation of the semiconductor circuit. These SEE effects include single event latchup (SEL), single event upset (SEU), single event transient (SET), and single event functional interrupt (SEFI). Mitigation for SEL can be provided via use of a technology such as silicon on insulator (SOI). The effects of SEU, SET, and/or SEFI can result in a serial communication line (commonly referred to as a lane) to go into an invalid state (possibly due to a loss of lock in the clock circuitry or an induced error in the control logic) in which valid data is no longer being transmitted or received for an extended period of time. The rate of occurrence of soft errors in terrestrial applications for a typical semiconductor chip design is significantly lower than the rate of occurrence of SEU, SET, and/or SEFI for the same semiconductor chip design in space applications.

It is against this background that the techniques disclosed herein have been developed.

SUMMARY

Disclosed herein is an integrated analog to digital converting and digital to analog converting (ADDA) RF transceiver for satellite applications, configured to replace conventional analog RF down and up conversion circuitry. The integrated ADDA RF transceiver includes a plurality of radiation tolerant high speed analog to digital conversion (ADC) units, each configured to take in an RF signal and output a sampled digital signal; an plurality of radiation tolerant high speed digital to analog conversion (DAC) units, each configured to take in a sampled digital signal and output an RF signal; a plurality of radiation tolerant digital inputs; a plurality of radiation tolerant digital outputs; a plurality of radiation tolerant digital signal processing (DSP) cores, each capable of processing data from one high speed ADC unit and outputting the processed data on one or more digital outputs; and a plurality of radiation tolerant digital signal processing (DSP) cores, each capable of processing data from a digital input and outputting the processed data to one DAC unit.

The integrated ADDA RF transceiver may also include selectively providing the output from a single high speed ADC unit to one or more DSP cores. The integrated ADDA RF transceiver may also include providing the output from one or more DSP cores to a single high speed DAC unit. The DSP core may includes: a digital mixer operative to perform frequency translation of data from RF to baseband or from baseband to RF; a decimating filter operative to suppress aliasing and downsample a frequency downconverted baseband signal to its information bandwidth, to reduce the output data rate; and an interpolating filter operative to suppress images while upsampling a baseband signal to the output sample rate prior to frequency upconversion, to reduce the input sample rate.

The digital frequency synthesizer may include a lookup table (LUT) storing a sampled sinusoid; and a digital phase accumulator, wherein phase is encoded as an integer value mapping to a lookup table address. The digital phase accumulator may be incremented, and a sample is produced from the LUT at the corresponding address. The DSP core may include: a cascade of decimating frequency translating filters, to hierarchically downconvert and downsample digital data from one of the high-speed ADC units; and a cascade of interpolating frequency translating filters, to hierarchically upconvert and upsample digital data to feed one of the high-speed DAC units.

The integrated ADDA RF transceiver may further include a digital tune frequency input for rapidly changing the up or down translation frequency during operation of the ADDA unit. The integrated ADDA RF transceiver may further include a digital bandwidth selection input for rapidly changing the processing bandwidth, which corresponds to the interpolation or decimation ratio. The integrated ADDA RF transceiver may further include a TDMA time slot power activation-deactivation time synchronization input, to save power when operating during the inactive portion of a TDMA frame. The digital inputs and outputs may include a configurable complex floating point data converter to conserve digital data input and output communication bandwidth while preserving data fidelity regardless of the interpolation or decimation ratio. The complex numbers may include i and q portions that share one or more bits related to the exponents thereof.

The integrated ADDA RF transceiver may further include radiation hardened flip flops in place of configuration and other registers to ensure operation in a space environment with a low error rate. The transceiver may be implemented on a single monolithic silicon device. The transceiver may be implemented on an ASIC. The transceiver may be implemented on a multi-chip module. The transceiver may be implemented on a hybrid device including active and passive integrated circuit elements.

The integrated ADDA RF transceiver may further include selectively disabling unused digital inputs or outputs when processing less than the maximum bandwidth. The integrated ADDA RF transceiver may further include utilizing flexible data packing of data in the digital outputs and flexible data unpacking of data from the digital inputs.

Also disclosed herein is a method used in a satellite, including: providing an Application Specific Integrated Circuit (ASIC) that: down-converts a first RF signal and converts it to a lower frequency signal; receives the lower frequency signal and converts it to a first digital signal; converts the first digital signal to a second digital signal; receives the second digital signal and converts it to an analog signal; and receives the analog signal and converts it to a second RF signal.

Also disclosed herein is a method used in a satellite, including: providing an Application Specific Integrated Circuit (ASIC) that: down-converts a first RF signal and converts it to a lower frequency signal; receives the lower frequency signal and converts it to a first digital signal; receives a second digital signal and converts it to an analog signal; and receives the analog signal and converts it to a second RF signal.

Also disclosed herein is a method used in a satellite, including: providing an Application Specific Integrated Circuit (ASIC) that: receives a first analog RF signal and converts it to a first digital signal; down-converts the first digital signal to create a lower-frequency second digital signal; receives a third digital signal and up-converts the third digital signal to create a higher-frequency fourth digital signal; and converts the fourth digital signal to a second analog RF signal.

Also disclosed herein is an integrated analog to digital converting and digital to analog converting (ADDA) RF transceiver for satellite applications, configured to replace conventional analog RF down and up conversion circuitry. The integrated ADDA RF transceiver includes a plurality of high speed analog to digital conversion (ADC) units, each configured to take in an RF signal and output a sampled digital signal; a plurality of high speed digital to analog conversion (DAC) units, each configured to take in a sampled digital signal and output an RF signal; a plurality of digital inputs; a plurality of digital outputs; and a plurality of digital signal processing (DSP) cores, each capable of processing data from one high speed ADC unit and outputting the processed data on one or more digital outputs and capable of processing data from a digital input and outputting the processed data to one DAC unit. The entire ADDA RF transceiver is contained in a single package. The circuitry described above is radiation tolerant. The circuitry described above can handle a broad range of RF frequencies and bandwidths.

BRIEF DESCRIPTION OF THE DRAWINGS

The disclosure herein is described with reference to the following drawings, wherein like reference numbers denote substantially similar elements:

FIG. 1 is a block diagram of an ADDA RF Transceiver ASIC.

FIG. 2 is a comparison of a prior art technique and the proposed technique for down-conversion.

FIG. 3 is a logical schematic of flexible data packing.

FIGS. 4-8 are different examples of manners in which the ASIC could be configured or used, with various components selectively powered off.

DETAILED DESCRIPTION

While the embodiments disclosed herein are susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that it is not intended to limit the invention to the particular form disclosed, but rather, the invention is to cover all modifications, equivalents, and alternatives of embodiments of the invention as defined by the claims. The disclosure is described with reference to the drawings, wherein like reference numbers denote substantially similar elements.

The techniques and designs disclosed herein relate solely to the use of such circuitry in satellite-based applications. They include the use of an Application Specific Integrated Circuit (ASIC) for a portion of the down-converting, the analog-to-digital conversion (ADC), the digital signal processing (DSP), the digital-to-analog conversion (DAC), and a portion of the up-converting. Specifically, the DSP on the ASIC can perform certain functionality that earlier designs performed in the analog domain (at a minimum, mixing and filtering). The use of an ASIC in satellite-based applications is challenging because of the radiation affected upsets, transients, and functional interrupts discussed in the background.

In one embodiment, the design is based on a commercially available semiconductor process with a feature size in the range of 14 nm to 45 nm. The ADC may perform at a sampling rate of 64 Gigasamples per second (providing a 20 GHz usable bandwidth). Each of the ADC and the DAC may consume 1.1 Watts per channel. The ADC and DAC units may each include built-in capture/playback buffers.

A simplified ASIC 20 is shown in FIG. 1. In this simplified example, it may have an RF throughput of 80 GHz. It may operate in ADC mode or DAC mode. It may only consume 8 Watts of power at a maximum. The ASIC 20 includes a plurality of RF Inputs 22 that are provided to one or more Analog-to-Digital Converters (ADCs) 24. The digital outputs of the ADCs 24 are provided to one or more Digital Signal Processors (DSPs) 26. A plurality of Digital Inputs 28 are also provided to the DSPs 26, just as a plurality of Digital Outputs 30 are provided from the DSPs 26. Some digital outputs from the DSPs 26 are provided to one or more Digital-to-Analog Converters (DACs) 32. These DACs 32 provide a plurality of RF Outputs 34. It should be noted that the ASIC may be contained on one die or on a plurality of die, all located in the same package.

FIG. 2 compares a traditional two-stage RF down-converter (500 MHz per channel) to a proposed down-converter (500 MHz per channel) that is mostly digital. As can be seen, the new design results in a 50% power reduction and a 63.9% parts reduction. In addition, it is ultra-wide-band capable. A traditional two-stage RF down-converter 40 is shown with a bank of low noise amplifiers (LNAs) 42, followed by a bank of filters 44 (likely bandpass), a bank of mixers 46, a bank of amplifiers 48, a bank of filters 50 (again, likely bandpass), a bank of mixers 52, a bank of amplifiers 54, a bank of filters 56 (again, likely bandpass), and a bank of analog-to-digital converters (ADCs) 58. With the improvements disclosed herein, this down-converter 40 can be replaced with a (mostly digital) down-converter 60 that includes a bank of low noise amplifiers (LNAs) 62, followed by a bank of filters 64 (likely bandpass), a bank of amplifiers 66, and an application-specific integrated circuit (ASIC) described herein. As can be appreciated, the many of the analog and power-intensive components have been replaced with functionality in the ASIC. This is at least partially accomplished by direct conversion of the RF signal to baseband. As an example, it may include 16 input RF channels (of course, the actual number is easily scalable). At 7.5 Watts/channel power consumption, the total power consumption may be 120 Watts. This includes ADCs, amplifiers, and point-of-load converters. As can be appreciated, one design can accommodate many different missions. It may be able to down-convert and digitize any RF, ranging from 100 MHz to 20 GHz. The bandwidth per port may be configurable over the range from 100 MHz to 20 GHz.

One name for the devices disclosed herein may be ADDA, which comes from the first letters of ADC, DSP, DAC, ASIC. As has been discussed, it may be intended to replace conventional RF up/down-conversion circuitry with mostly digital logic. It may be able to go directly from RF frequencies up to Ku band (roughly 20 GHz maximum), or Ka band (roughly 30 GHz maximum). It may be able to support instantaneous bandwidths up to 3 GHz per port. It will be appreciated that and other version of ADDA with more or less inputs, outputs, or components could also be created.

Using the techniques discussed herein, it is possible to achieve typical raw internal sample rates per port of 64 GSps (real) (or 128 GSps or even higher); typical internal digital clock frequencies of 500 MHz; minimum decimation/interpolation 8X→4 GSps complex; maximum decimation/interpolation of 1024x→62.5 MSps complex; and selectable power of two decimation/interpolation.

Complex valued signals have a real and an imaginary component. A complex signal is required to fully unambiguously encode the instantaneous state of an oscillating system into a single number. In a physical system, a complex signal might encode the position and velocity at each instant in time, as kinetic energy and potential energy are exchanged back and forth. In an electrical system, a complex signal would encode the exchange between the magnetic field and the electrical field. Complex signals carry no more information than real valued signals at twice the sample rate, but real valued signals require additional processing, such as a Hilbert transformation, to extract the instantaneous state of the system. Counterintuitively, complex signals thus enable more efficient and simpler processing in many signal processing applications. The format of the information becomes more complex, but the processing of the data becomes less complex.

The DSP may have multiple different personalities or forms/modes/configurations in which it may be used. Specifically, in an input mode, it has the ability to tune to an input RF band of interest, filter, and decimate to a bandwidth of interest. In an output mode it has the ability to interpolate up to the raw output sample rate and digitally up-convert to the output RF of interest. There are multiple modes of operation, which include having four active ADCs, four active DACs, two active ADCs and two active DACs, one active ADC feeding all four DSP cores, and four DSP cores feeding one active DAC. It features flexible data packing/unpacking to/from High-Speed Serial Links. High-Speed Serial Links could include any of a variety of protocols based upon SerDes (Serializer/Deserialzer) technology, including JESD204B, PCI Express, Ethernet, Interlaken, XAUI, Xilinx Aurora, Altera Serial Lite, or many other possibilities. Unneeded SerDes lanes can be turned off to save power. Unneeded ADCs/DACs/DSPs can be turned off to save power. There may be a TDMA time-slot power-up/power-down input pin. In such case, it would be nice to have less than a 100 μs ramp-up/down time. The typical TDMA frame is 100 ms and the minimum/typical/maximum duty cycles are typically 1%/10%/100%.

Reconfigurable DSP elements enable re-targeting frequency design to future implementation technologies. Therefore, no redesign of the DSP is required to support different RF tune frequencies or bandwidths, regardless of the implementation technology. Even if implemented in a technology which enables processing at much higher sample rates, access to higher RF frequencies and bandwidths, the DSP can be programmed by setting its configuration bits to retune accordingly.

DSP Feature List—The DSP algorithm includes all of the following features, which are co-optimized and which interact to result in system performance which is greater than the sum of its parts:

Digital Frequency Synthesizer—Frequency synthesis is accomplished via a programmable lookup table (LUT) which stores complex valued samples from one quarter of a sampled sinusoid. An index counter increments the LUT address such that the LUT values are accessed in a linear sequence. When the counter reaches the end of the stored waveform, it resets to zero and starts again. Each time the counter resets, a quarterwave state machine's state is advanced, such that the retrieved sinusoid is manipulated into the correct quadrant of the sinusoid being generated. The combination of a programmable LUT, programmable LUT depth, and quarterwave manipulation results in phase-noise-free sinusoid generation with orders of magnitude more frequency choices available compared with a fixed table length. This enhanced additional frequency resolution improves the performance of a channelized system, and reduces the performance requirements on the channelizer by relaxing its transition band specifications.

Digital mixer—The digital mixer multiplies the signal to be frequency translated by the sinusoid created by the Digital Frequency Synthesizer, and results in a signal whose subcarriers are closely aligned to the channelizer's subchannel centers.

Decimating filter—The decimating filter is used in the Rx direction and consists of a cascade of efficient decimation filters, supporting a configurable number of decimate-by-two operations, followed by a configurable decimate by three or five operation. The configurable decimation selection allows the channelized bandwidth to more closely match the occupied bandwidth of the signal, for improved power efficiency. The decimating filter provides improved roll-off compared to an analog bandpass filtering approach.

Interpolating filter—The interpolating filter is used in the Tx direction and performs the exact inverse operation of the decimating filter, supporting the same interpolation factors as decimation factors. The purpose of the interpolating filter is to upsample a baseband complex signal to a higher sample rate, while limiting the upsampling images.

Equalizer—The equalizer is used to time and phase align multiple channels of data such that they are time, phase, and amplitude aligned across frequency, in order to facilitate beamforming. The programmable equalizer also provides improved filtering versus analog filtering approaches.

Channelizer—The channelizer, which operates in the Rx direction, is configurable to decompose the spectrum into a number of spectrally separated subchannels spanning the passband. This, combined with the beamformer, allows each subchannel to be individually beamformed so that multiple users, each transmitting on different frequencies, can each be assigned their own optimized subchannel-beam, in order to communicate without interference with the other users. Rx subchannel-beams may then be routed independently through the system via the router, to be transmitted on one or more Tx subchannel beams.

An OFDM (orthogonal frequency division multiplexing) filter bank is an alternative to channelization, performing a similar function (spectral decomposition), at a reduced die-area and with reduced power consumption. It is only compatible with systems where the modems on the ground emit waveforms compatible with OFDM, however. i.e., the modems (ground terminals) must ensure they transmit on frequencies which are orthogonal at the receiver (spacecraft).

Reconstructor—The reconstructor operates in the Tx direction, and performs the opposite function of the channelizer. It combines multiple subchannels together into a single wider bandwidth signal for driving the DAC.

Beamformer—The beamformer operates in both Tx and Rx directions. In the Rx direction, it combines multiple subchannels from different antenna elements but at the same frequency together to form input subchannel-beams, using spatial diversity to isolate multiple users transmitting on the same frequency. In the Tx direction it spreads information from each user out across multiple output antenna elements such that the desired beams are radiated via the coherent combination of the element patterns. The digital beamformer enables flexible beamforming and beamsteering, which provide the following benefits:

-   -   Widening of beam spacing to enable full coverage with partial         constellation.     -   Narrowing of beam spacing to provide increased density and         revenue for fully populated constellation.     -   Beam steering to target specific users, or to provide improved         non-interference.     -   Digital beamforming enables power increase for one of the beams         to counter adverse weather or to increase capacity, at the         expense of the other beams.

Crest Factor Reduction (CFR)—CFR operates in the Tx direction to improve the NPR of a multicarrier beamformed signal, prior to the DAC.

Digital Pre-Distortion (DPD)—DPD operates in the Tx direction to apply the opposite distortion to the signal that the amplifier will apply, such that the combination of the DPD followed by the amplifier behaves like an ideal soft limiter, allowing the amplifier to driven at a reduced backoff for a given NPR requirement.

Router—In the Rx direction, the router routes beamformed subchannel data from the input to the appropriate SerDes lane(s) such that it will be received by the desired downstream chip. In the Tx direction, the router routes beamformed subchannel data from the input to the appropriate DSP path such that it may be output by the desired DAC.

Built-in high-resolution ADC and DAC units may contain calibration and built-in self test (BIST) functionality. They may be able to stimulate the inputs to the ADC units and collect/analyze outputs of the DAC units. They may include built-in capture/playback buffers. The BIST algorithm may be able to validate the ADDA unit with a simple test fixture. The calibration may include LUT-based linearization of each sub-ADC/sub-DAC.

While various specific types of communication interfaces such as SerDes, JESD204, and JESD204B have been discussed herein, it should be understand that the teachings herein are equally applicable to any type of digital communication interface that include one or more signal lines, operating in serial or parallel fashion. Additional communication interfaces also include optical communication, proximity communication, and wireless communication. Optical communication uses photons rather than electrons for communication. Proximity communication utilizes capacitive coupling rather than direct connection via wires. Wireless communications includes interfaces such as WiFi including interfaces compliant with IEEE 802.11, Zigbee including interfaces compliant with IEEE 802.15.4, and BlueTooth including interfaces compliant with IEEE 802.15.1.

Due to the ionizing radiation environment experienced by electronics operating in satellite applications, it may be desirable for all or portions of the electronics to be radiation hardened or radiation tolerant. This can include any or some combination of electronics that have been radiation hardened by process (having to do with the underlying semiconductor technology regarding how the electronic device is fabricated), by design (having to do with the physical layout of the circuit elements on the die) or by other means. Radiation tolerance may be determined via test, analysis, or test and analysis of devices whose design was not intentionally optimized for use in an ionizing radiation environment.

The harsh environment faced by a satellite can increase the challenge of designing electronic circuitry. One of the primary environmental risks in a satellite application is associated with the ionizing radiation environment present in space. It should be noted that radiation effects associated with ionizing radiation are also present in terrestrial applications and such radiation effects are generally termed soft errors. The ionizing radiation environment in space includes heavy ions, protons, and neutrons which can impact the normal operation of semiconductor devices via single event effects (SEE), total ionizing dose (TID), and/or displacement damage dose (DDD). The effects of TID and DDD are generally cumulative over the mission duration and impact semiconductor parameters including current leakage. The effects of SEE are generally instantaneous and can impact the operation of the semiconductor circuit. These SEE effects include single event latchup (SEL), single event upset (SEU), single event transient (SET), and single event functional interrupt (SEFI). Mitigation for SEL can be provided via use of a technology such as silicon on insulator (SOI). The effects of SEU, SET, and/or SEFI can include causing a serial communication line (commonly referred to as a lane) to go into an invalid state (an example would be loss of lock) in which valid data is no longer being transmitted or received for an extended period of time. The rate of occurrence of soft errors in terrestrial applications for a typical semiconductor chip design is significantly lower than the rate of occurrence of SEU, SET, and/or SEFI for the same semiconductor chip design in space applications.

The mitigation of SEU, SET, and/or SEFI in semiconductor chip designs for space applications can be performed using a variety of techniques including the selection and optimization of materials and processing techniques in the semiconductor fabrication (radiation hard by process (RHBP)), and by the design and fabrication of specialized structures in the design of the chip which is then fabricated via conventional materials and processes in the semiconductor fabrication process (radiation hard by design (RHBD)). There are additional techniques for providing system level mitigation in systems that include semiconductor chips that are either RHBP, RHBD, or conventional (not specifically optimized for use in an ionizing radiation environment), such SEU, SET, and/or SEFI mitigation techniques are referred to in this application as system level radiation mitigation techniques (SLRMT).

The effective design of electronics systems for use in the space ionizing radiation environment requires that the system design team make effective and efficient use of components that are either RHBP, RHBD, and/or conventional and often includes the use of SLRMT. The optimization of the component selection and SLRMT depends to a large extent on the specific details of the radiation effects that are to be mitigated and the desired level of system radiation tolerance to be obtained. Many SEU, SET, and/or SEFI are generally best mitigated as close as possible, both spatially and temporally, to where the SEE induced event occurred in the component or system level circuit to provide effective and efficient mitigation of such effects. For example, the duration of SET induced in ASIC technology nodes with a feature size <90 nm, can be <1 nSec., and can be as short as several tens of pSec for feature sizes <32 nm. The mitigation of such short duration SET within the same semiconductor package can provide for a more efficient implementation of SET mitigation relative to an approach which spans two of more chips in separate locations within the same system. This efficiency results from the ability to detect and mitigate spatially and/or temporally close to the source of the SEE induced errors.

Radiation test may be accomplished using a beam of charged particles from a particle accelerator where the charged particle beam may include protons and/or heavy ions and the accelerator may be a cyclotron or a linear accelerator. The beam energy in the case of a proton beam may be in the range of 0.1 MeV to over 200 MeV and is typically in the range of approximately ≧1 MeV to either approximately 65 or 200 MeV. The beam in the case of a heavy ion beam may have a linear energy transfer (LET) in the range of 0.1 to over 100 MeV cm̂2/mg and is typically in the range of ≧0.5 to approximately 60 to 85 MeV cm̂2/mg. The total fluence of particles used in such tests can vary considerably and is often in the range of 10̂6 to over 10̂12 particles per cm̂2 at each beam energy in the case of a proton beam and is often in the range of 10̂2 to over 10̂8 particles per cm̂2 at each LET value in the case of a heavy ion beam. The number of radiation induced upsets (SEU), transients (SET), and/or functional interrupts (SEFI) is often expressed as a cross section which relates to the number of observed events in a given area (typically 1 cm̂2) as a function of the beam fluence. The cross section is no greater than 1.0 and can be smaller than 10̂-10 cm̂2, it is often in the range of approximately 10-2 to ≦10-10 cm̂2. A device is generally considered to be radiation tolerant if the number of detected SEU, SET, and/or SEFI is sufficiently small that it will not have a significant impact on the operation of the system or circuit containing one or more instances of that device. A heavy ion cross section ≦10-4 cm̂2 at a LET≧37 MeV cm̂2/mg as demonstrated by test and/or analysis is an example of a cross section which may be sufficient to be demonstrate that a given device is radiation tolerant. The heavy ion or proton cross section that is measured or determined by analysis for a device at one or more beam LET values or beam energy values to be considered radiation tolerant may vary considerably and depends in part on the anticipated orbit for the satellite and the extent to which the circuit and/or system containing that device is capable of maintaining the desired operation when a SEU, SET, and/or SEFI occurs.

FIG. 4 shows one arrangement. In this case, an ASIC 120 includes a plurality of ADCs 122 that receive analog RF inputs and provide outputs to a plurality of DSPs 124. The outputs of the DSPs 124 are provided at the DSP clock rates to a Gear Box and Link 126 that matches/converts the DSP clock rate data to the serial rate of a plurality of SerDes Transmitters 128 (actually, to the aggregate serial bandwidth). The Gear Box and Link 126 also exchanges data with another Gear Box and Link 132 which receives serial data of a plurality of SerDes receivers 130 (at the serial rate). The Gear Box and Link 132 matches/converts incoming data to the DSP clock rates of a plurality of DSPs 134, which in turn provide outputs to a plurality of DACs 136. Flexible data packing (as discussed in further detail below) is implemented in the Gear Box and Link 132.

FIG. 5 shows a similar arrangement in which three of the four ADCs 122 have been powered off (or placed into a low power mode) as they were not necessary for this arrangement (because a single ADC/DAC pair can connect to the DSP processing logic). In this case, three of the four DACs 136 have also been powered off. FIG. 6 shows a portion of a similar arrangement in which all but four of the SerDes transmitters 128 have been powered off (or placed into a low power mode). FIG. 7 shows a similar arrangement in which the entire lower half (converting serial digital inputs to analog RF outputs) of the ASIC 120 of FIG. 5 has been powered off. FIG. 8 shows a similar arrangement in which the entire upper half (converting analog RF inputs to serial digital outputs) of the ASIC 120 of FIG. 5 has been powered off. As can be appreciated, many other alternative arrangements are also possible with this ASIC 120 and the teachings herein.

The terms signal and waveform are used herein and can be interchangeable. All frequency ranges and other numerical and quantitative values used herein are merely examples and are not intended to be limiting to the concepts described herein. The terms high speed and low speed used with regard to ADC units and DAC units are intended to differentiate between those operating at the RF frequencies at the inputs and outputs of the ADDA RF transceiver and those operating at lower frequencies internal to the ADDA RF transceiver. By way of example only, low speed ADC and DAC units may be used internally to achieve calibration, BIST, and dither functionality.

The integrated ADDA RF transceiver for satellite applications described herein may be entirely, or largely, implemented on a single monolithic silicon device. For example, it could be implemented on an ASIC. Alternatively, it could be implemented on a multi-chip module or on a hybrid device including active and passive integrated circuit elements.

It should be appreciated that the concepts disclosed herein could be used to implement only a portion of an ADDA RF transceiver. For example, this could include ADC units and DSP cores or it could include DSP cores and DAC units. Similarly, an ADDA RF transceiver could be designed so that portions thereof could be selectively made operational or non-operational. In this manner, an ADDA RF transceiver could have ADC units, DSP cores, and DAC units and either the ADC units or the DAC units or portions of the DSP cores (or some combination of these) could be made non-operational. This could be achieved via power islanding, clock gating, or any other suitable means. Having only portions of the ADDA RF transceiver in a design or only portions operational may be desirable from a SWaP perspective or in order to reduce IP licensing costs.

It should also be appreciated that look-up tables (LUTs) in the harsh environments experienced by satellites may tend to become corrupted over time. Suitable mitigation strategies include but are not limited to the use of Error Detection and Correction (ED&C), error detection and substitution, error detection and approximation, and background scrubbing, among others.

While various specific types of frequency synthesis have been mentioned, it should be understood that any suitable type of frequency synthesis could be used. For example, this could include free-running digital oscillation.

With regard to the configurable complex floating point data converter to conserve digital data input and output communication bandwidth, while preserving data fidelity regardless of the interpolation or decimation ratio, the complex numbers include i and q portions that share one or more bits related to the exponents thereof.

Resolution, when referring to ADCs and DACs, refers to the number of quantization levels. For instance, an 8-bit ADC would have 256 quantization levels (2̂8=256). Precision is a less specific term relating to the quality of the converter. Despite having a high resolution, a converter may have significant imperfections degrading its precision. As an example, DNL and INL (differential non-linearity and integrated non-linearity) describe different error components imparted on the signal. The effective precision, sometimes referred to as ENOB (effective number of bits), attempts to convey this property. For instance, an 8 bit ADC might have 256 levels, but it might only have an ENOB of 6 bits. This cannot be mapped directly to an effective number of levels, but it does indicate the amount of error one might expect to be added to the signal as a side effect of the analog-to-digital or digital-to-analog conversion process.

Analog to digital converters can be calibrated using a slowly increasing ramp function. In this case, the known ramp function would be compared with the data from the ADC to determine the conversion error, which would then be saved to the calibration table for each ADC code, and for parallel ADCs, there is a table entry for each code/sub-converter combination. Many other waveforms can be used in a similar manner including but not limited to sinusoids, triangle waves, and pseudo-random noise sequences. Likewise, digital to analog converters can be calibrated in a similar way, whereby a known digital waveform is fed into the DAC, and then the DAC's output is captured by an ADC having more precision than the DAC. The difference between the expected and collected signals is calculated and stored to a calibration table. For the purposes of built-in-self-test (BIST), the intent of test signals is to maximally stimulate all functionality, logic elements and analog/mixed-signal elements, such that any defects in the as-built hardware have a high-probability of distorting observables of said stimulus signal significantly enough to be easily detectable with a high probability. Many waveforms exhibit the necessary and sufficient characteristics to support such BIST functionality, including but not limited to some but not all classes of pseudo-random noise sequence.

Applying ADC calibration includes taking each ADC output sample and using it to index into the calibration table. The calibration table either stores the error or the corrected sample at an index corresponding to the value of the corresponding ADC code. In the case that the table stores the error (which requires fewer bits and thus a smaller table), the error is added to the sample and output as the corrected (calibrated) sample. In the case that the table contains the corrected sample, the corrected sample is output directly. For DACs, the calibration table either stores a correction to apply to the digital data prior to feeding the DAC, or it stores the pre-corrected (pre-compensated) sample.

Note that it is intended for the calibration feature to not only be capable of correcting for imperfections in the ADC and DAC, but also, to correct for or partially correct for imperfections in the analog RF front-end and back-end components, outside of the ADDA. These effects include, but are not limited to, amplifier compression (IP3) and other memoryless, nearly memoryless, or partially memoryless non-linearities.

A dither signal, as it relates to digital signal processing, refers to a special waveform which is added to the signal of interest in order to reduce the spectral distribution of spurious signal energy as the signal interacts with a non-linearity. When a signal passes through a non-linearity, harmonics (copies) of the signal are spread across the spectrum. The amplitude of these copies is determined by the severity of the non-linearity. Example non-linearities include but are not limited to the quantization steps of a quantizer as found in an ADC, or the DNL or INL of an ADC or a DAC. A dither signal is designed such that after it is added to a signal, and then the signal passes through a non-linearity, the harmonics (copies) of the signal generated by the non-linearity land at time-varying locations across the spectrum and/or with time-varying phase. This prevents the harmonics from coherently summing-up as constructively as they would have without the dither, thus reducing their effective amplitude. In the parlance of the art, the harmonics (spurs) are therefore “decorrelated.” The total energy of the spurs cannot be reduced, but their spectral content can be (and is) spread out across the spectrum, such that it is not as tightly concentrated in small spectral regions. In practical application, a well-designed dither signal can spread the spur energy nearly uniformly across the spectrum. Some classes of dither signal such as wide-band pseudo-random noise sequences have the unfortunate side effect of adding noise into the signal's bandwidth, thus degrading its effective SNR. Disclosed here is a method for eliminating or reducing this degradation by coherently subtracting the known dither signal from the signal after it passes through the non-linearity, thus reducing or eliminating the SNR degradation due to the dither signal. Another embodiment would place the dither signal out-of-band, such that a band-select filter, isolating the signal-of-interest, would eliminate or reduce the dither signal energy thus reducing or eliminating the associated SNR degradation.

Baseband, as referred to herein, describes a signal which is band-limited to its information bandwidth and frequency centered such that it can be decimated to its information bandwidth and remain free of aliasing. Therefore, frequency converting a signal to be centered in the third Nyquist zone could be considered converting it to baseband, since a subsequent decimation operation could result in an alias-free representation of the signal. Such a decimation operation in this case would perform a down-conversion operation translating the signal into the first Nyquist zone relative to the output sample rate, thus satisfying the above definition of “baseband”.

A signal can be down-converted (frequency translated), bandwidth-limited (filtered), and down-sampled (decimated) using a single stage approach including a mixer (for down-converting via a homodyne or heterodyne approach to convert the signal to baseband or to an intermediate frequency (IF)), a filter, and a decimator. Alternatively, a signal can be downconverted in stages with coarse filtering, mixing, and decimation, such that the cascade of operations exhibits the net desired effect. Likewise, up-conversion can be implemented by analogous inverse methods. The hierarchical approach may work well for applications requiring less frequency, bandwidth, or sample rate selection resolution, and the non-hierarchical approach may work well where more selection resolution is desired. Further, the decimating and filtering functions are often performed together by a decimating filter. Similarly, the interpolating and filtering functions are often performed together by an interpolating filter.

Direct RF to digital and digital to RF conversion reduces system cost and power consumption. This reduction stems from the elimination of complexity, reducing touch labor and opportunities for mistakes, as well as reduction in parts count with the associated improvement in reliability. Power consumption is reduced by the elimination of RF mixers, which then require less amplification in the RF paths, as well as less companion circuitry such as precision frequency synthesis.

Flexible data packing can be used to pack data as tightly as possible into the available digital output bandwidth. On the input side, it includes unpacking like-packed data. Both the packing and unpacking need to be flexible to account for the selectable processing bandwidths (interpolation/decimation ratios) and the configurable I/O bandwidth. FIG. 3 illustrates an example of flexible packing logic circuitry 80 which can receive DSP samples 82 in multiple widths and stacking factors, qualified by a Data Valid input 84 and pack them to a fixed block size (e.g. W_(PACK)=512-bits) in packed data 86 for efficient transmission over the serial (SERDES) interface.

Packing Control Logic circuitry 80 is configured to the desired DSP sample format based upon the size and stacking factor of incoming DSP samples 82. For example, in one mode of operation, 8 DSP samples of width 28-bits (14-bits Real +14-bits Imaginary) are processed. In this mode, the active width of the packing logic WACTIVE is set to 224-bits. Packing Control Logic 88 keeps track of the current packing position and outputs Left Shift and Right Shift counts 90 and 92 to barrel shifters 94 and 96. The output of the barrel shifters are combined, for example, via logical OR gates 98, to handle all sample wrapping scenarios. Packing Control Logic 88 generates a Load Enable 100 for each bit position of the Data Packer 102 (e.g. 512-bits). Once a block has been completely filled, the output is qualified by setting Data Valid Output 104, and a new packing operation begins using partial samples from the previous cycle (if any) and future DSP samples.

For transmit operations, once data has been packed to a suitable block size, redundancy or Error Correction Code (ECC) symbols may be generated and combined with the data into codewords to allow the possibility of Forward Error Correction (FEC). Multiple codewords may be combined into packets which are framed by the Link Layer or Physical Coding Sublayer (PCS). The PCS layer will format the data for transmission over the SERDES interface by adapting to the SERDES parallel data interface width and clock frequency (i.e. gearbox operation) and by optionally adding channel coding and/or scrambling to the data stream, commonly using a DC-balanced code (such as 8b/10b or 64b/67b) or a pseudo-balanced code such as 64b/66b. The PCS layer may also insert other symbols into the data stream including packet or burst framing control, synchronization/channel bonding words, scrambler seeds, flow control words, idle words for clock compensation, status words, or hash codes (such as CRC) for enhanced error detection.

There are many PCS/Link layer protocols used in the industry including JESD204B, PCI Express, Ethernet, Interlaken, XAUI, Xilinx Aurora, Altera Serial Lite, or many other possibilities.

For the receive direction, the inverse sequence of operations would typically by performed, while performing lane deskew/channel bonding, error detection and reporting/correction. The receive path would remove any PCS layer and framing overhead, and ultimately return packed data blocks to flexible unpacking logic (the inverse of flexible packing logic shown in Figure X) as described above, which would ultimately return the appropriately sized samples to the DSP processing core(s).

Similar unpacking logic may be used for data received over the serial (SERDES) interface to convert packed blocks into variable sized DSP samples.

A variety of techniques and features have been disclosed herein. It should be understood that all possible combinations of these techniques and features could be used, from any one of them through all of them together.

As can be appreciated some of the advantages of the techniques and features disclosed herein are:

-   -   Replacement of RF downconverter and RF upconverter with digital         technology         -   Reduced power consumption compared with conventional RF         -   Higher level of integration             -   Less test time             -   Less development cost/schedule             -   More reliable         -   Low phase noise digital mixer         -   Efficient & high performance bandwidth selection         -   Multiple bands processed from single input             -   BIST to reduce cost         -   Built-in digital cal (high res ADC and DAC cores built in             +calibration Look Up Tables (LUTs))             -   Reduces cost             -   Improves SFDR             -   . . . including amplifier non-linearity compensation         -   Dither to improve SFDR             -   At least before DAC             -   In conjunction w/ADC         -   Supports power savings through TDMA power gating         -   Custom complex float to preserve precision versus selected             bandwidth             -   Flexible data packer supports above and below feature(s)         -   Selectively radiation-hardened via hard flip flop and             careful TMR         -   Rapid BW and tune-frequency reconfiguration supports             tipoff-queuing architecture for electronic warfare         -   Wide instantaneous bandwidth support to reduce number of RF             paths             -   Reduced SWAPC, overall         -   Wide sampling bandwidth and flexible filtering/decimation             -   flexible ENOB (not stuck with fixed ENOB)         -   Supports sub-ns or sub-us tune times (effectively reciprocal             of BW). Much faster than analog tuning         -   No redesign to support other RF tune frequencies or             bandwidths. One size fits all from now into the future.

While the embodiments of the invention have been illustrated and described in detail in the drawings and foregoing description, such illustration and description are to be considered as examples and not restrictive in character. For example, certain embodiments described hereinabove may be combinable with other described embodiments and/or arranged in other ways (e.g., process elements may be performed in other sequences). Accordingly, it should be understood that only example embodiments and variants thereof have been shown and described. 

1. An integrated digital to analog converting RF transmitter for satellite applications, configured to replace conventional analog RF up conversion circuitry, comprising: a plurality of radiation tolerant high speed digital to analog conversion (DAC) units, each configured to take in a sampled digital signal and output an RF signal; a plurality of radiation tolerant digital inputs; and a plurality of radiation tolerant digital signal processing (DSP) cores, each capable of processing data from a digital input and outputting the processed data to one DAC unit.
 2. (canceled)
 3. The integrated RF transmitter for satellite applications according to claim 1, further including providing the output from one or more of the DSP cores to a single high speed DAC unit.
 4. The integrated RF transmitter for satellite applications according to claim 1, wherein each of the DSP cores include: a digital mixer operative to perform frequency translation of data from baseband to RF; and an interpolating filter operative to suppress images while upsampling a baseband signal to an output sample rate prior to frequency upconversion, to reduce an input sample rate.
 5. The integrated RF transmitter for satellite applications according to claim 4, each of the DSP cores further including a digital frequency synthesizer, wherein the digital frequency synthesizer comprises: a lookup table (LUT) storing a sampled sinusoid, wherein the LUT includes a plurality of lookup table addresses with a sample value for each address; and a digital phase accumulator, wherein phase is encoded as an integer value mapping to one of the lookup table addresses; wherein the digital phase accumulator is incremented, and a sample is produced from the LUT at the mapped lookup table address.
 6. The integrated RF transmitter for satellite applications according to claim 1, wherein each DSP core includes: a cascade of interpolating frequency translating filters, to hierarchically upconvert and upsample digital data to feed one of the high-speed DAC units.
 7. The integrated RF transmitter for satellite applications according to claim 4, further comprising a digital tune frequency input for rapidly changing a frequency of the data during operation of the transmitter.
 8. The integrated RF transmitter for satellite applications according to claim 1, further comprising a digital bandwidth selection input for rapidly changing a processing bandwidth, which corresponds to an interpolation ratio.
 9. The integrated RF transmitter for satellite applications according to claim 1, further comprising a TDMA time slot power activation-deactivation time synchronization input, to save power when operating during an inactive portion of a TDMA frame.
 10. The integrated RF transmitter for satellite applications according to claim 1, wherein the digital inputs include a configurable complex floating point data converter to conserve digital data input communication bandwidth while preserving data fidelity regardless of the an interpolation ratio.
 11. The integrated RF transmitter for satellite applications according to claim 10, wherein the configurable complex floating point data converter receives complex numbers that include i and q portions that share one or more bits related to exponents thereof.
 12. The integrated RF transmitter for satellite applications according to claim 1, further comprising radiation hardened flip flops in place of configuration and other registers to ensure operation in a space environment with a low error rate.
 13. The integrated RF transmitter for satellite applications according to claim 1, wherein the transmitter is implemented on a single monolithic silicon device.
 14. The integrated RF transmitter for satellite applications according to claim 1, wherein the transmitter is implemented on an Application Specific Integrated Circuit (ASIC).
 15. The integrated RF transmitter for satellite applications according to claim 1, wherein the transmitter is implemented on a multi-chip module.
 16. The integrated RF transmitter for satellite applications according to claim 1, wherein the transmitter is implemented on a hybrid device including active and passive integrated circuit elements.
 17. The integrated RF transmitter according to claim 1, further including selectively disabling unused digital inputs when processing less than a maximum bandwidth of the integrated RF transmitter.
 18. The integrated RF transmitter according to claim 1, further including utilizing flexible data unpacking of data from the digital inputs. 19-21. (canceled)
 22. An integrated digital to analog converting RF transmitter for satellite applications, configured to replace conventional analog RF up conversion circuitry, comprising: a plurality of high speed digital to analog conversion (DAC) units, each configured to take in a sampled digital signal and output an RF signal; a plurality of digital inputs; and a plurality of digital signal processing (DSP) cores, each capable of processing data from a digital input and outputting the processed data to one DAC unit; wherein the entire RF transmitter is contained in a single package; wherein the circuitry described above has been designed to be radiation tolerant; wherein the circuitry described above can handle a broad range of RF frequencies and bandwidths.
 23. An integrated analog to digital converting and digital to analog converting (ADDA) RF transceiver for satellite applications, configured to replace conventional analog RF down and up conversion circuitry, comprising: a plurality of radiation tolerant analog to digital conversion (ADC) units, each of which receives a first RF signal and outputs a first sampled digital signal; a first plurality of radiation tolerant digital signal processing (DSP) cores, each of which receives one of the first sampled digital signals from one of the plurality of ADC units, processes the sampled digital signal, and outputs a second digital signal; a plurality of radiation tolerant digital input circuits that receive a plurality of digital inputs and supply a plurality of third digital signals; a plurality of radiation tolerant digital output circuits that receive a plurality of fourth digital signals and supply a plurality of digital outputs; a first radiation tolerant gearbox circuit that receives one or more of the second digital signals, supplies at least one fourth digital signal to the plurality of radiation tolerant digital output circuits for output, and supplies at least one fifth digital signal; a second radiation tolerant gearbox circuit that receives one or more of the third digital signals and one or more of the fifth digital signals and supplies at least one sixth digital signal to the first radiation tolerant gearbox circuit and supplies a plurality of seventh digital signals; a second plurality of radiation tolerant digital signal processing (DSP) cores, each of which receives one of the plurality of seventh digital signals from the second radiation tolerant gearbox circuit, processes the seventh digital signal, and supplies an eighth digital signal; and a plurality of radiation tolerant digital to analog conversion (DAC) units, each of which receives one of the eighth digital signals from the second plurality of radiation tolerant DSP cores and outputs a second RF signal.
 24. The integrated ADDA RF transceiver for satellite applications according to claim 23, wherein the first plurality of DSP cores, the first and second gearbox circuits, the second plurality of DSP cores, the plurality of ADC units, and the plurality of DAC units have each been determined to be radiation tolerant by verifying that each has a heavy ion cross section <=10⁻⁴ cm² at a linear energy transfer >=37 MeV cm²/mg.
 25. The integrated ADDA RF transceiver for satellite applications according to claim 23, wherein the first plurality of DSP cores, the first and second gearbox circuits, the second plurality of DSP cores, the plurality of ADC units, and the plurality of DAC units have each been determined to be radiation tolerant by radiation tests comprising: directing a beam of charged particles from a particle accelerator onto each of the DSP cores, gearbox circuits, ADC units, and DAC units; and determining, for each DSP core, gearbox circuit, ADC unit, and DAC unit, one of more of: the number of radiation induced upsets (SEU), transients (SET), and functional interrupts (SEFI). 